Skip to contentSkip to footer
  • Community
  • Jobs
  • Companies
  • Salaries
  • For Employers
      Notifications

      Loading...

      Elevate your career

      Discover your earning potential, land dream jobs, and share work-life insights anonymously.

      employer cover photo
      employer logo
      employer logo

      Cisco

      Engaged Employer

      About
      Reviews
      Pay & benefits
      Jobs
      Interviews
      Interviews
      Related searches: Cisco reviews | Cisco jobs | Cisco salaries | Cisco benefits | Cisco conversations
      Cisco interviewsCisco ASIC Design Verification Engineer interviewsCisco interview


      Glassdoor

      • About / Press
      • Awards
      • Blog
      • Research
      • Contact Us
      • Guides

      Employers

      • Free Employer Account
      • Employer Center
      • Employers Blog

      Information

      • Help
      • Guidelines
      • Terms of Use
      • Privacy & Ad Choices
      • Do Not Sell Or Share My Information
      • Cookie Consent Tool
      • Security

      Work With Us

      • Advertisers
      • Careers
      Download the App

      • Browse by:
      • Companies
      • Jobs
      • Locations
      • Communities
      • Recent Posts

      Copyright © 2008-2026. Glassdoor LLC. "Glassdoor," "Worklife Pro," "Bowls," and logo are proprietary trademarks of Glassdoor LLC.

      Company Bowl sample

      Want the inside scoop on your own company?

      Check out your Company Bowl for anonymous work chats.

      Bowls

      Get actionable career advice tailored to you by joining more bowls.

      Followed companies

      Stay ahead in opportunities and insider tips by following your dream companies.

      Job searches

      Get personalized job recommendations and updates by starting your searches.

      ASIC Design Verification Engineer Interview

      Aug 3, 2025
      Anonymous Interview Candidate
      San Jose, CA
      No offer
      Positive experience
      Average interview

      Application

      I applied online. The process took 1 week. I interviewed at Cisco (San Jose, CA) in Jul 2025

      Interview

      The first round was essentially a screening interview with the recruiter, where we mostly discussed my resume, past experiences, and had a general conversation about the company and the role. The second round was more technical. it involved a deeper dive into the projects I’ve worked on, along with some SystemVerilog snippets that I was asked to analyze and provide input or write code for based on the scenarios given.

      Interview questions [1]

      Question 1

      My projects which was relevant to job role
      Answer question

      Other ASIC Design Verification Engineer Interview Reviews for Cisco

      ASIC Design Verification Engineer Interview

      Dec 2, 2025
      Anonymous Interview Candidate
      San Jose, CA
      No offer
      Neutral experience
      Average interview

      Application

      I applied online. The process took 2 months. I interviewed at Cisco (San Jose, CA) in Aug 2024

      Interview

      Interview was an hour long. It was a HR round followed by Managerial Round. He mostly asked me questions based on my Resume and my company experience. It took them more than a month get back on the results which was really frustrating. The HR somehow missed to provide me feedback and then left.

      Interview questions [1]

      Question 1

      Asked me questions on Tessent tool
      Answer question

      ASIC Design Verification Engineer Interview

      Nov 15, 2021
      Anonymous employee
      Accepted offer
      Positive experience
      Difficult interview

      Application

      I applied through college or university. I interviewed at Cisco

      Interview

      first phone interview w manager, then i had an on-site interview with most of the team. 30 min interviews with each person. some asked me questions about my projects from my resume and some asked general coding questions.

      Interview questions [1]

      Question 1

      how would you code an adder in verilog
      Answer question