Apple Interview Question

Data/Structures + Algs, Clock Gating, Verilog