NVIDIA Interview Question

Design a 2*1 MUX using minimum no of NAND gates only?