when data transfers happens from one clock frequency to different clock frequency , there will be timing violations since both clock periods are different , set up a, hold time and clock skew may not be met and data will be lost and metastability occurs .this is called clock domain crossing