Intel Corporation Interview Question
What is a fomal verification system
Interview Answer
Anonymous
Jun 4, 2009
after the simulation when the schematic is made in the synthesis it is taken in parts and the logic verification is done thoroughly. it is different from gate level testing.