FIFO and Pipeline system.
Asic Design Engineer Interview Questions
1,316 asic design engineer interview questions shared by candidates
To print out elements on 1/8th of the circumference of the circle
Design a async fifo for a given freq and throughput.
And gate using transmission gate
Question regarding Logic design, Verilog ,State Machine- pattern detection, Comp Arch- Pipeline, hazards, cache, associativity, Basic Perl were asked.
This was the main interview question. Design subroutine (pseduo code) that takes variable length of array whose element are in consecutive order but has one missing element. And minimum length of array should be 2. First and Last element can't be missing
Possible solution vectors to meet set up timing
- Questions on different types of cache - Difference b/w them - Explain inclusive and exclusive caches
They checked your resume and asked the questions related to your classes.
FIFO design
Viewing 1011 - 1020 interview questions