Write some codes to explain how to design asynchronous FIFO.
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
-Make a AND/OR gate out of muxes -Count the number of 1's in a 7 bit number using only full adders
Where are gray counters used?
Design xor2 gate using only nand2 gates
Design xor2 gate using two 2-input muxes, inputs A and B, power and ground.
how to design the next generation product with 2 times of throughput?
Who does CPPR affect on a noise glitch
Launch 5 (t1,t2,t3,t4,t5) tasks in parallel, wait for 4 of the tasks to be done and kill the task t3.
Are you interested in the position
blocking and non-blocking
Viewing 241 - 250 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer