NVIDIA Interview Question

whats rtl level designing in verilog