what is setup/hold time?
Asic Design Engineer Interview Questions
1,316 asic design engineer interview questions shared by candidates
How would you stress test a safe lock?
Whats the difference between blocking and non-blocking statements.
Tell me about yourself.
Regarding testbench in sv and uvm
Making sure that you are familiar with Synopsys place and route flow.
To design a FIFO in Verilog.
I was asked to give a brief on PCIe protocol
In my question paper they were asking the .. 1. comp of SRAM and DRAM 2. si bandgap 3. design circuit using NAND gates 4. function and task in verilog 5. verilog programming 6. static timing analysis 7. k maps 8. self compliment codes 9. related to network analysis
Design guidelines and concepts; the earliest available on board time.
Viewing 941 - 950 interview questions