Asic Layout Design Engineer Interview Questions

23 asic layout design engineer interview questions shared by candidates

1. Difference between SystemVerilog and Verilog. 2. Difference between nonblocking and blocking. 3. Difference between asynchronous and synchronous. 4. How can you observe and solve the problem if there is a timing violation (related to setup time and hold time)
avatar

ASIC/Layout Design Engineer

Interviewed at AMD

4
Sep 21, 2016

1. Difference between SystemVerilog and Verilog. 2. Difference between nonblocking and blocking. 3. Difference between asynchronous and synchronous. 4. How can you observe and solve the problem if there is a timing violation (related to setup time and hold time)

In technical interview, they asked: (1) about yourself (2) where did you hear the company (3) explain fundamentals regarding electronic elements e.g. diode, bjt, fet, opamp, capacitors (4) college thesis (5) what should they expect from you
avatar

Senior ASIC/Layout Design Engineer

Interviewed at Analog Devices

4
Nov 18, 2019

In technical interview, they asked: (1) about yourself (2) where did you hear the company (3) explain fundamentals regarding electronic elements e.g. diode, bjt, fet, opamp, capacitors (4) college thesis (5) what should they expect from you

Viewing 1 - 10 interview questions

Glassdoor has 23 interview questions and reports from Asic layout design engineer interviews. Prepare for your interview. Get hired. Love your job.