setup & hold time , its violation, causes and measures, my projects in detail, MIPS pipeline structure draw on whiteboard, stall and bypass logic implementation, arbiter design and implementation, risc vs cisc with examples, IP packet transmission and errors in it, how to resolve the error, verification basics and methods of testing, latency, ASIC vs Verilog RTL code difference.
