What do you know about regression testing?
Design Verification Engineer Interview Questions
3,718 design verification engineer interview questions shared by candidates
About verilog , system verilog
Basic verilog questions and some logic questions
Analog layout Flow Floorplan/Placement /Routing/EM.IR/STD CELLS/Matching/BJT/CMOS.DIODE /CAP/RES .
Difference between protocols i2c,amba and abh abp
Technical: Mainly resume based and knowledge on certain skills required for the role. Behavioral: Describe a time when you gave the wrong information to people and the way you handled it. Situational: How would you prioritize your work if there were two deadlines approaching simultaneously?
1. Basic Verilog Questions 2.Digital Electronics 3.C , C++
keine Fragen gestellt. Empfehlung, dass der Recruiter ein bisschen Motivation für den Job und die Firma mitbringt.
C++ coding for LRU policy in cache memory design
Set up and Hold time, Latch and FIFO, FSM, String and Pointer in C,
Viewing 1001 - 1010 interview questions