Design Verification Engineer Interview Questions

3,712 design verification engineer interview questions shared by candidates

1. Basics of digital electronics like combinational gates, mux, flip flops, registers, finite state machines, Verliog/ RTL code. 2. Difference between i) setup and hold time, ii) synchronous and asynchronous rests(explain through verilog coding) , iii) mealy and moore iv) tasks and function v) combinational and sequential vi) blocking and non-blocking statements vii) inter and intra statement delay 3. Verilog code for flip flops and finite state machines. 4. Maximum operating frequency of the circuit which had a combo logic between 2 flip flops. (HINT: Setup and hold time equation's based ques) 5. Varying what factor in the equation of setup and hold time can the violation of setup and hold time can be eliminated. (HINT: By varying combo propagation time.) 6. Flip flop conversions, truth tables, a logic implementation through mux, kmaps. 7. ASIC flow diagram, what is netlist, what is RTL. 8. OOPS concepts, sorting algorithms, time complexity. 9. Types of interrupts, what happens when interrupt is called. 10. What is function, what is class. How a class is called. 11. Detecting a sequence through mealy and moore state machines.
avatar

Design Verification Engineer

Interviewed at Marvell Technology

4.3
Jul 24, 2021

1. Basics of digital electronics like combinational gates, mux, flip flops, registers, finite state machines, Verliog/ RTL code. 2. Difference between i) setup and hold time, ii) synchronous and asynchronous rests(explain through verilog coding) , iii) mealy and moore iv) tasks and function v) combinational and sequential vi) blocking and non-blocking statements vii) inter and intra statement delay 3. Verilog code for flip flops and finite state machines. 4. Maximum operating frequency of the circuit which had a combo logic between 2 flip flops. (HINT: Setup and hold time equation's based ques) 5. Varying what factor in the equation of setup and hold time can the violation of setup and hold time can be eliminated. (HINT: By varying combo propagation time.) 6. Flip flop conversions, truth tables, a logic implementation through mux, kmaps. 7. ASIC flow diagram, what is netlist, what is RTL. 8. OOPS concepts, sorting algorithms, time complexity. 9. Types of interrupts, what happens when interrupt is called. 10. What is function, what is class. How a class is called. 11. Detecting a sequence through mealy and moore state machines.

3 Question 1 about one of my own projects, Question 2 about verification (Giving a situation which test would you run), Question 3 is a software question write a function that checks if the given input is a palindrome which is simple but then they start to make it harder and harder count how much palindromes there is in 1 string and now the same while getting the input 1 by 1 ... in O(nlogn) or O(n)
avatar

Verification Engineer

Interviewed at Marvell Technology

4.3
Aug 10, 2024

3 Question 1 about one of my own projects, Question 2 about verification (Giving a situation which test would you run), Question 3 is a software question write a function that checks if the given input is a palindrome which is simple but then they start to make it harder and harder count how much palindromes there is in 1 string and now the same while getting the input 1 by 1 ... in O(nlogn) or O(n)

Viewing 3591 - 3600 interview questions

Glassdoor has 3,712 interview questions and reports from Design verification engineer interviews. Prepare for your interview. Get hired. Love your job.