The interviewers mostly asked me about my previous work experiences and how those experiences would translate to the position that I interviewed for.
Design Verification Interview Questions
3,719 design verification interview questions shared by candidates
It seems here that you already have an EXTENSIVE list of employers within your past jobs. I would like to know the complete details of EACH and EVERY ONE of it. (The attitude starts to show on that part) Overall experience is pretty much so very negative
How would you design a pipeline
Asked about coursework. Asked me to talk about the principles of object oriented programming. Asked me to walk through a simple coding problem involving strings. Asked a simple logic design question involving muxes.
In SystemVerilog: Write the code for stepping through a circular array. Also, how would you initialize a multi-dimensional array?
SV, V, UVM, Problem solving, Advanced formal verification based questions, experience based questions
Questions on computer architecture, bitwise C, exercise on HDL/C/pseudocode for an FSM, logical circuits There was an emphasis on describing my thought process for my solutions rather than their actual results.
Do not want to give it away but learn computer architecture well
Most of the things were on ARM architecture, AMBA protocols, SV and UVM, Design concepts and Analytical skills
Microprocessor Interrupts C programming ARM architecture Amba
Viewing 1281 - 1290 interview questions