About digital,verilog,system verilog questions In sv oops concepts
Design Verification Interview Questions
3,713 design verification interview questions shared by candidates
1. What is use of Virtual Interfaces?
How would you verify a write-back 4-way set associative cache using assembly language programming.
random testing using c
Design a FSM of Moore Machine to detect 0110 sequence.
1) Difference between C and Python 2) Object Oriented Programming 3) Interfaces
1. Difference between Temperal and Spatial 2. Difference between Shared Memory and Memory Passing 3. How to transfer a float number to integer in c++ 4. questions about class, inheritance, polymorphism and so on.
Mostly hardware related. Such as design basic hardware components using Verilog. Also debugging C++ language programs.
What would you do with an angry individual?
Name a time there was conflict between you and a co-worker
Viewing 411 - 420 interview questions