What is setup hold time
Designer Interview Questions
111,247 designer interview questions shared by candidates
12V source in series with 3 caps of so and so capacitance, the last of which is hooked to gnd. If node between the first and 2nd cap is initially open, then closed, what are the node voltages.
You are give two flip-flops and there's an combination logic in between, the two flip-flops are driven by the same clock. You are provided with parameters of T_reg, T_logicmax, T_logicmin, T_setup, T_hold, etc. How to determine the cycle time and hold time of this circuits.
Compare the power usage of a regular versus a gray code counter.
How to detect voltage source and current source in a black box
What's the advantage of one-hot coding
Describe cache hierarchy
Asked about experience and resume as well as experience with their tools.
Pediram para apresentar um case em 7 dias.
Would you create learning materials differently for a 75 year old vs a 25 year old? Explain.
Viewing 671 - 680 interview questions