How to implement a series recognizer using basic logical blocks (flip-flops, ALU, clocks, etc.). Series is inserted one bit at a time, one clock cycle at a time, for a certain series ("00101") the output is "1", for any other the output is "0".
Fpga Design Engineer Interview Questions
681 fpga design engineer interview questions shared by candidates
Verilog questions Project related questions
What's the difference between C and C++?
2. What are the Channels in AXI Interface?
4. What is the difference between Signal and Variable in VHDL? And Blocking and Nonblocking in Verilog?
Fourth onsite interview: - Explain me the metastability - How can you cross different clock domains - Explain me how a FIFO does work and how is it built Fifth onsite interview: - Reasoning questions. Too much complicated to explain by text, sorry guys!
A problem based on setup time, holdtime for given flip-flops.
how to swap 2 values stored in 2 registers using verilog. - how to do it in one clock cycle.
Design Asynchronous Fifo Timing Analysis Setup and hold time
Introduce Your self ? Describe projects from B.Tech, M.Tech ? Verilog related question like Reg Vs Wire, Blocking and nonblocking statement? Questions on Analog Electronics like draw comparator using opamp? Difference between Voltage follower and Unity gain Buffer ? Questions on Signal and Systems like Define System ? What is LTI System?
Viewing 101 - 110 interview questions