C++ and verilog, fpga questions
Fpga Design Engineer Interview Questions
681 fpga design engineer interview questions shared by candidates
knoledge on fpga , scripting language
What is clock gating? What is Priority MUX? What are LUTS ? What is PLL?
explain Fpga design flow
What is your biggest strength
We talked about my own project and the possibilities for its development.
How to solve setup and hold time violation, Name few techniques. Write RTL code for shift register. How to handle clock domain crossing and name few techniques. How to do floor planning. Write a RTL code latch. Design a circuit to detect 1ns asynchronous signal. What is name space in python. How to constrain asynchronous signal. When to use set max delay.
What is the most challenging project you worked on in your career?
When we need to partition our system on multiple fpgas?
What you have written in the resume, is it true? About my project on DSP: Have you worked on DSP algorithm? Was it on Xilinx FPGA or Altera?
Viewing 211 - 220 interview questions