Given a sequential Circuit with delays and asked about the frequency and slack of the circuit..?
Physical Design Engineer Interview Questions
3,254 physical design engineer interview questions shared by candidates
STA, Synthesis Flow, Verilog code for divide by 3 clock, basic data structures, placement routing algorithms, Transistor models, equations of current in saturation mode, low power techniques, some behavioral questions.
the interviewer gave me scheme of two blocks, in the left block (block A) there were 2 FF, FFa and FFb. in block B there were only logic. FFa routed through logic to block B, and returned through logic to FFb in Block A. the interviewer tell me that is 150ns delay in the timing path between FFa and FFb, and ask me to describe what can be the cause and how to fix it.
What's constraints you gave to your design?
XOR with 2:1 MUX Edge detection Circuit Setup and hold time their violations Why do we need them what can you do to reduce them what would you do to correct s&h time after fabrication
How to resolve Placement congestion.
Which settings do you like the most?
Logical questions are asked in interview
What is your goals and interests in wanting to work at Fitness Quest as a physical therapy tech?
Experience, difficult situations, why pediatrics
Viewing 701 - 710 interview questions