Verilog: Difference btw sequantial and combinational logic. Difference btw blocking and non-blocking assignment.
Rtl Design Interview Questions
272 rtl design interview questions shared by candidates
Q: Setup and hold time questions based on the circuit shown.
Q: Define different pipeline hazards.
Q. Tell me about yourself Q. Built nand gate using 2*1 mux Q. Why mux not called a universal gate and what are the universal gate Q what is setup and hold time Q when setup and hold violation occurs Q. What is pipelining and what is it's drawback Q. On what factors the stage of pipeline depends Q what is the latch up Q what is the difference between latch and flip flop
He asked me what made my mind choose VLSI design for MTech. Also at the end, he asked me to ask him doubts about the company, if i have any.
Protocol specific questions, basics of SV and UVM constructs
projects related on cv, low power
Verilog coding rounds - FIFO, arbiters, CDC code, fibonacci sequence, simple logic design codes.
Resume based questions - DMA design, cache, source synchronous protocol, AXI protocol, fabric related questions etc.
Processor peripherals, CSR related questions such as R1C, R1T etc registers, debug, trace and performance event monitoring.
Viewing 131 - 140 interview questions