describe the verification environment in your project.
Senior Design Engineer Interview Questions
1,076 senior design engineer interview questions shared by candidates
what projects have you done? describe your role.
SV, UVM questions since i was applying for VLSI verification engineer post
Asked about what's interesting I was doing in previous places.
Tell me about a project that started in the concept phase and ended in production.
The career achievement that you were most proud of and technical productionised fastening methods.
Q: There is 5dB difference in the output response of the RF network, how are you going to debug it? Q: Here is the smith chart. Do you have any idea to bring the component to the center, so the impedance is matched?
If you had a table covered in blocks of the same size, shape, and weight, how would you build a device to move the blocks into any orientation you wanted? The device cannot attach or connect to the table.
what's the most challenging project which you did in your previous company.
Why do you want this position?
Viewing 451 - 460 interview questions