PD concepts, Timing, STA, Extraction, RTL design
Soc Physical Design Engineer Interview Questions
3 soc physical design engineer interview questions shared by candidates
What was the major challenge you faced while working on this project?
STA, CTS, Floor planning, Logic Circuits, PNR 1. What is OCV and derate factors 2. Calculation of setup and hold slack (Given values, Thold, Tsetup, Tlogic, derate factors) 3. How to reduce setup violations and hold violations? 4. Difference between H-tree and Mesh? 5. Techniques to reduce clock power? 6. Low power design techniques 7. What is Multi Bit FF? 8. Draw basic logic gates (And) using NOR (NAND) gates? 9. Crosstalk glitches? 10. Placement of macros questions 11. How to calculate channel spacing between macros/ 12. SRAM design questions 13. Physical only cells- Tap cells, Tie cells use and where do we place them 14. How Delay of a net/cell changes with VDD/ 15. Capacitance and Resistance of wire effects on delay and how to reduce it? 16. How to reduce static, Dynamic, short -circuit power? 17. Where to use LVT, HVT cells? 18. Difference between local skew and global skew? 19. Verilog Coding question- Synchronous and Asynchronous DFF 20. What is the use of End cap cells and Decap cells?
Viewing 1 - 10 interview questions
See Interview Questions for Similar Jobs
Soc Design EngineerVlsi EngineerElectrical Engineer IiiElectrical Hdwr Engineer IAsic Design Verification EngineerPhysical Design EngineerAsic Physical Design EngineerFirmware EngineerSenior Physical Design EngineerStaff Physical Design EngineerVlsi Design EngineerHardware Validation EngineerHardware Development EngineerHardware Design EngineerEmc EngineerVlsi Cad Tool Support EngineerElectrical Engineering TechnologyElectronics Design Engineer