Verification Engineer Interview Questions

3,718 verification engineer interview questions shared by candidates

1. They asked me to explain a flip flop function with wave forms and an rtl programme in Verilog. 2. I was given a sequence of input waveform and was asked to design a state diagram and also to write an rtl code in Verilog 3. Functionalities of the Universal gates, clocking domains, STA, few analogue questions 4. To explain the previously done projects of my academic qualification in detail
avatar

Junior Design Verification Engineer

Interviewed at Allegro MicroSystems

3.8
Sep 20, 2017

1. They asked me to explain a flip flop function with wave forms and an rtl programme in Verilog. 2. I was given a sequence of input waveform and was asked to design a state diagram and also to write an rtl code in Verilog 3. Functionalities of the Universal gates, clocking domains, STA, few analogue questions 4. To explain the previously done projects of my academic qualification in detail

Viewing 1181 - 1190 interview questions

Glassdoor has 3,718 interview questions and reports from Verification engineer interviews. Prepare for your interview. Get hired. Love your job.