describe what is virtual function. and difference between that and pure virtual function?
Verification Engineer Interview Questions
3,718 verification engineer interview questions shared by candidates
Digital Logic design questions
What is meant by code coverage ?
Write a FIFO architecture in Verilog
Create a assertion in UVM?
My enthusiasm about GPU Verification, and knowledge.
Basic digital, verilog questionscan be answered if you know the concepts well, Sv was totally into randomization , coverage and assertions. Uvm basic things initial rounds and in depth in last round. In manager round all digital, verilog, sv and uvm were covered
Draw MOSFET ID vs Vgs and Vds characteristics
Q: Design d-ff using Mux?
How to write assertion with frequency
Viewing 1231 - 1240 interview questions