Introduce your school projects
Verification Engineer Interview Questions
3,719 verification engineer interview questions shared by candidates
basic setup hold time
What is synchronous and asynchronous reset? Setup time and hold time
System verilog and UVM
Intraduse About project Verilog code
Given waveform of input signals and combinational and sequential circuit and question was to draw wave of output signal.
Uvm, system verilog
Describe a stressful situation at work and how you handle it.
How do you handle the arbitration for multi master and multi slave in apb protocol
About BTech project and basic digital Electronics
Viewing 1481 - 1490 interview questions