Describe a time when you had to work with someone you didn't get along with?
Verification Engineer Interview Questions
3,719 verification engineer interview questions shared by candidates
What does functional coverage is 70% and code coverage 100% means?
do u have any questions
1.Convert 240v to 12v 2.mux 3.basic c and c++ programs 4.vlsi basics
Prepare accordingly what ever mentioned in cv.college projects and any project related to industry
In the technical interviews mostly digital and analog electronics were asked.
They asked technical questions, mostly about circuit analysis.
Questions in general about digital logic and verification via Verilog/SystemVerilog/UVM
asked to draw half adder .number conversions were asked
what would happen in the following case? class my_class ; endclass my_class my_object; my_class array[N:1]; my_object=new (); for (i=0;i<N;i++) array[i] = my_object;
Viewing 2121 - 2130 interview questions