Given a function in C++, describe the intended purpose, what it returns, and fix the code so it actually returns what it is meant to return.
Verification Engineer Interview Questions
3,719 verification engineer interview questions shared by candidates
What are the types of assertions in System Verilog? What is a linked list?
Given this design and their features, explain how you would build a UVM testbench to verify it.
Design a full adder using MUX
What is a state machine?
Mesi Moore and mealy Coding
A router transmits the data. If the data is destined for same address then the packets should arrive in the same order as it is transmitted. The packet sent second is not allowed to overtake the one sent first. But if the packets are destined for different address it can overtake the other packet. How will you verify this design. The packet does not contain any ID.
test bench architecture tesplan and verification
Everything on the resume and related stuff, C++, Pipling, GPU
How to verify your design ？about testbench design ...
Viewing 2141 - 2150 interview questions