First round tested around major system verilog ,verilog and UVM concepts
Verification Engineer Interview Questions
3,713 verification engineer interview questions shared by candidates
Why do you want to work here? Time when you had to problem solve.
What experience do I have ?
Topics like pipelining & hazards, Cache, Assembly language, VHDL, C, frequncy divider, clock gneration using VHDL are touched in the technical rounds. And a question to explain my project from digital design is asked.
Given variable vector should be randomised as unique values but without using a system verilog keyword which is generally used
Explain different phases in the UVM and their importance?
digital electronics and verilog
Talk me through your cv
What makes you a great fit for this position?
How would you debug a failing simulation where coverage is not met?
Viewing 571 - 580 interview questions