What is your interest in terms of projects and domain and skills .
Verification Engineer Interview Questions
3,713 verification engineer interview questions shared by candidates
What do you know about Security Verification?
Mostly basic Digital electronics, Verilog, System Verilog and UVM based questions.
digital , verilog,sv,uvm
Describe your recent UvM project and supporting protocols
Basic questions on Digital Electronics: making gates out of NAND and NOR gates, Setup and Hold time analysis.
Write the config_db exple in SystemVerilog over PHONE
Can you get along with anyone
What made you want to apply for this position?
What is metastability state?
Viewing 841 - 850 interview questions