How to setup the test to find out the problem that test bench has 16 bit input while the the DUT only hold 8 bits value
Verification Engineer Interview Questions
3,716 verification engineer interview questions shared by candidates
Rate your skill out of 10
What salary are you looking for?
What ever you ans they say its not up to the expectation.
write Sv constraints uvm phases
interview ( basic verilog questions) code of and gate using behavioral code of or gate using behavioral difference between combinational and sequential circuits
SW question: convert string of letters to "short format". For example: "aaabbccccaa" would be "3a2b4c2a"
Technical
if we increase the value 25%, and than decrese it bt 25% how will the value change?
some technical questions on Verilog , System Verilog and UVM
Viewing 951 - 960 interview questions