Setup and Hold Time Violations
Verification Interview Questions
3,719 verification interview questions shared by candidates
consider a transaction between two components (data -8 bits and address- 32 bit) .Mismatch happens between expected and received data , What are the expected issues ?
Digital Logic, Computer Architecture, SystemVerilog, UVM, basic PERl
about projects, verification methodologies, UVM, System Verilog testbench, Computer Arch, MESI protocol, Cache UVM testbench components, constructs Digital Design questions FSM types and differences Divided by 2 clock design and code Basic Gate level designs
Tell me about yourselves , Strength and weakness Job expectations
Programming, queries, test cases, aptitude
Questions about debug of failure
How to determine cache size using a C program?
design an adder with a clock
polymorphism in system verilog and virtaul interfaces.
Viewing 1891 - 1900 interview questions