Arm Verification Engineer interview questions

during the interview we mainly talked anout creating verification environments using UVM. additionally there were some tricky algorithm questions in system verilog. some random questions about computer architecture, like cache coherency

Called in morning. Went for 2 and a half hours. Prepare well they also ask coding questions on c. Overall understanding. Deep connection with subject important. It will be difficult but we can be done it.