If your constraint block includes values like 0, 1, 4, and 300 to 400, how would you handle that in coverage?
Asic Design Engineer Interview Questions
1,315 asic design engineer interview questions shared by candidates
Previous challenges as a physical design engineer, lot of questions about the .libs and encounter commands.
Told to design a layout through a very slow laptop, be prepared. asked about parasitics in layout design, and effect of high voltage on MOS and what should you do.
Tell me more about your projects.
Scripting skills in Perl : regular expressions Logical Effort, Projects done in Master's
system verilog, static timing analysis
Given a diagram, how would you verify a design/check output data. Computer arch basics and design questions
functional, code coverage ,priority encoder explanation, SV
Calculate bandwidth for 16 bit data bus, data rate: 50 MHz and only 25% of time.
Why would we pick you?
Viewing 1191 - 1200 interview questions