Asic Design Engineer Interview Questions

1,315 asic design engineer interview questions shared by candidates

1. Talk about your work experiences and skills? 2. Mention two substantial technical challenges/great achievements and how you resolved them? 3. What is a singleton and how you create it and what are examples in UVM? 4. 10 CPU stages pipeline each of delay 10 ns, how long does it take to run 100 instructions? 5. Write a C code to know if the machine is big endian or little endian? 6. A Test failed and the designer came back and told you to change something to get the test work, you did that and the test case passed! Can you elaborate on this mentioning what the issue was and how to fix it. 8. you have numbers from 1 to 100 put in an array, you put the numbers in the array but the array length was less than 100, so it is missing a number. The array is shuffled and not sorted. Sketch an algorithm to get that number and mention its big O for performance and capacity? 9. You have an unsorted array, you want to find an 3 elements in the array in which their sum is equal to a specific number? 10. Write Verilog code for posedge/negedge detector? 11. Deep SystemVerilog assertions questions 12. Deep UVM questions (monitors with multiple analysis ports connections to scoreboard, how to collect input stimuli from the DUT (via monitor or sequence/sequencer, difference between p_sequencer/m_sequencer, UVM vertical and horizontal reuse, write code for TRANSLATION sequence, How to enable UVM acceleration in Emulation, etc.) 13. Deep SystemVerilog constrained random questions 14. Deep code optimizations, performance, capacity questions 15. Deep Emulation questions 16, Verify an arbiter using assertions 17. Sketch an algorithm to get the greatest K of an unsorted array. What is the BiG-O notation? 18. Write code to rotate a matrix. What is the BiG-O notation? 19. Power and clock optimizations questions. 20. Deep verification questions 21. UVM Register Layer Very deep questions
avatar

Senior ASIC Verification Engineer

Interviewed at Apple

4.1
Oct 18, 2019

1. Talk about your work experiences and skills? 2. Mention two substantial technical challenges/great achievements and how you resolved them? 3. What is a singleton and how you create it and what are examples in UVM? 4. 10 CPU stages pipeline each of delay 10 ns, how long does it take to run 100 instructions? 5. Write a C code to know if the machine is big endian or little endian? 6. A Test failed and the designer came back and told you to change something to get the test work, you did that and the test case passed! Can you elaborate on this mentioning what the issue was and how to fix it. 8. you have numbers from 1 to 100 put in an array, you put the numbers in the array but the array length was less than 100, so it is missing a number. The array is shuffled and not sorted. Sketch an algorithm to get that number and mention its big O for performance and capacity? 9. You have an unsorted array, you want to find an 3 elements in the array in which their sum is equal to a specific number? 10. Write Verilog code for posedge/negedge detector? 11. Deep SystemVerilog assertions questions 12. Deep UVM questions (monitors with multiple analysis ports connections to scoreboard, how to collect input stimuli from the DUT (via monitor or sequence/sequencer, difference between p_sequencer/m_sequencer, UVM vertical and horizontal reuse, write code for TRANSLATION sequence, How to enable UVM acceleration in Emulation, etc.) 13. Deep SystemVerilog constrained random questions 14. Deep code optimizations, performance, capacity questions 15. Deep Emulation questions 16, Verify an arbiter using assertions 17. Sketch an algorithm to get the greatest K of an unsorted array. What is the BiG-O notation? 18. Write code to rotate a matrix. What is the BiG-O notation? 19. Power and clock optimizations questions. 20. Deep verification questions 21. UVM Register Layer Very deep questions

A module has 3 input and 5 output ports. Had a discussion for rest of the interview on that design. Basically the interviewer was trying to understand what I need to come up with a design. Like, do you a clock, what are you control signals, what is the functionality etc
avatar

ASIC Digital Design Engineer

Interviewed at Synopsys

3.8
Jun 16, 2018

A module has 3 input and 5 output ports. Had a discussion for rest of the interview on that design. Basically the interviewer was trying to understand what I need to come up with a design. Like, do you a clock, what are you control signals, what is the functionality etc

Viewing 1271 - 1280 interview questions

See Interview Questions for Similar Jobs

Glassdoor has 1,315 interview questions and reports from Asic design engineer interviews. Prepare for your interview. Get hired. Love your job.