Coding in C to output Fibonacci
Asic Design Engineer Interview Questions
1,316 asic design engineer interview questions shared by candidates
tell me about uvm testbench top
White-board diagram of a block with one input pin (+ clock), and one output pin. The input is a serial stream of data. The output =1 whenever the pattern "0110" has been seen on the serial data. Everything is synchronous to the clock input. Write the Verilog. Given the shortened time constraint for the interview, diagram the design solution. In addition to what you come up with, write a bubble diagram for an FSM solution.
Flash adc can be used for 15 bit.
Describe several methods for low power design
Logic question to verify the design How would you verify 3 blocks with incorrect label ? suppose one with apple 2 with orange 3 with apple & orange.
i had 3 question: the first one is if some one drive from spot A to spot B in spped of V1 what is the speed he need to come back from B to A for that the average speed will be 2V1
Design a two bit single cycle multiplier Write a code to check if it is palindrome or not? FSM to count the series of 1's. Single bit input per clk. Series of 1's must start and end with a 0
How to reverse a singly linked list?
How do you divide clock
Viewing 281 - 290 interview questions