the uvm knowledge for register model
Asic Design Engineer Interview Questions
1,316 asic design engineer interview questions shared by candidates
Using basic gates to build a full adder. Draw FSM and how to verify it using C. Also many C/C++ questions and computer architecture questions. And give you some clock diagram and ask what component will result in that diagram. Overall not very easy questions.
Describe a project where you have to regularly communicate with team members.
Brief explanation about projects done
if the input of an inverter is floating, what would the output be?
Whats inside a SRAM?
Setup hold time,
Everything was easy. Counter Design using Moore Machine, Counter Code in verilog, Clock Domain Crossing Questions and MCP in PT
Phone interview questions: 1. How do you achieve run time polymorphism? 2. What is meant by casting of objects?
Knowledge about verification environments
Viewing 471 - 480 interview questions