write a verilog code for counter and give reset , and how you design mod 7 in the same code . some write matlab code for fibonacci series
Asic Design Engineer Interview Questions
1,316 asic design engineer interview questions shared by candidates
Gate-level design, CDC questions
Focus was on physical design.
Questions on PCIe, CDC, Pipeline
State Machine. How to verify a piece of logic.
Design palindrome pattern recognition circuits and verify that circuit.
There weren't any very difficult or unexpected questions.
Name the data hazards
Timing closure. How noise(cross-talk) affect setup/hold? How metal dimension affect timing?
Write verilog code for implementing a NAND gate using a MUX
Viewing 611 - 620 interview questions