Fifo functionality and verilog code to write
Asic Engineer Interview Questions
1,315 asic engineer interview questions shared by candidates
What is the difference b/w create_clock and create_generated_clock?
Entire resume project, code synchronous fifo
design a fsm for pattern detection
Explain .... project on your resume. What are the technical challenges you faced?
never learned perl before so did not answer.
explain last project
design a divide by 3 divider
Microsoft will provide you a list of engineering topics that you will be questioned about during the phone interview.
Mostly technical
Viewing 101 - 110 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer