see homework assignment mentioned above
Senior Fpga Design Engineer Interview Questions
9 senior fpga design engineer interview questions shared by candidates
Multiple SystemVerilog questions were asked. No questions about VHDL were asked.
Can't remember.
Hauptsächlich zweiteilig: 1. Vorstellung 2. Tecnische Fragen
How do you handle clock domain crossings for counters.
Using the whiteboard, show us how you would architect an FPGA to handle a proposed problem. Using the whiteboard, show us VHDL or Verilog code to implement an FSM.
Logic circuits and I2C interface
Asked me just about counters, ripple, etc.
What was the clock frequency of DDR Memory you have worked on?
Viewing 1 - 10 interview questions
See Interview Questions for Similar Jobs
Fpga Development EngineerDigital Ic Design EngineerFpga Design EngineerLogic Design EngineerSenior Fpga EngineerSenior Asic Design EngineerHardware Design EngineerDigital Asic Design EngineerCharacterization EngineerVlsi Design EngineerSenior Vlsi Design EngineerHardware Asic Design EngineerSenior Asic Fpga Design EngineerPhysical Design EngineerVerification EngineerSenior Hardware Design EngineerAsic Design Verification EngineerDesign Engineer Ii