Design (block diagram) and write in hdl a feedback mechanism: inputs are Cartesian points and target point , output is the calibrated points with correction regarding the target point.
Senior Fpga Engineer Interview Questions
25 senior fpga engineer interview questions shared by candidates
see homework assignment mentioned above
What courses have you taken that involve FPGAs?
Multiple SystemVerilog questions were asked. No questions about VHDL were asked.
Can't remember.
STA questions and basic VHDL knowledge questions.
Clock domain crossing. How to use generate constructs. Various coding strategies.
Describe your experience with FPGA and embedded systems?
Hauptsächlich zweiteilig: 1. Vorstellung 2. Tecnische Fragen
Describe a situation where the project was in trouble and you came in to rescue it.
Viewing 1 - 10 interview questions
See Interview Questions for Similar Jobs
Senior Asic Design EngineerSenior Fpga Design EngineerFpga Development EngineerVlsi EngineerSenior Analog Design EngineerStaff Hardware EngineerDigital Asic Design EngineerSystems Design EngineerHardware Design EngineerSenior Hardware Design EngineerHardware Development EngineerStaff Firmware EngineerSenior Vlsi Design EngineerSenior Hardware EngineerStaff Design EngineerIc Digital Design EngineerDigital Circuit Design EngineerDigital Design Engineer