Retiming for a 5 input OR
Asic Engineer Interview Questions
1,315 asic engineer interview questions shared by candidates
FIFO Design
Sequence detecting FSM, coding it in Verilog
Design Questions and some logic questions
Logical design, physical design, perl, System verilog (UVM)
Questions in digital design, timing violations, metastability
It's about a clock frequency problem, something related to time borrowing.
CDC and metastability and ways to implement synchronizer in circuit, also how to use asynchronous FIFO and the logic goes in building FIFO
How does clock divide by 2 work
Moderate, no unexpected questions asked.
Viewing 1211 - 1220 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer