mostly regular
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
Describe the 5 stages in MIPS pipeline structure.
verilog basic, C++,C basics
fifo design
how abot time borrowing in Latch,Tell us about clock control and why it can be done
The phone screen with basic questions like your visa status.
Bus protocols like SPI, ARM etc
I report only the technical questions: - how the asynchronous reset can cause issues in a synchornus system - Pipelining (open question) -definition of setup time and hold time -Techniques to reduce power consumption (open question)
Low power design, STA
STA, power analysis and optimization, asynchronous fifo, clock domain crossing,seq detector fsm, counter, other verilog problems, synthesis, minor verification qs, comp arch topics like out of order execution, tomasolu, cache,
Viewing 421 - 430 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer