Why you do clk gating in your design
Asic Engineer Interview Questions
1,316 asic engineer interview questions shared by candidates
How to determine which register you want to gate in netlist ?
What gates would you use to make a full adder
Static Timing Analysis, Setup time, Hold time, Clock gating, Clock Path Pessimism Removal, Digital design flow, Vmin
How often do you use the digital programming software?
Setup and hold violation of given circuit
How to verify a fifo?
Create a module that implements a vending machine.
Do you have any experience with verification?
Tell me about a time when you faced a challenge.
Viewing 811 - 820 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Vlsi Design EngineerVlsi EngineerAsic Physical Design EngineerSenior Asic Design EngineerSoc Design EngineerRtl Design EngineerHardware Asic Design EngineerPhysical Design EngineerSenior Dft-ingenieurHardware Engineering ManagerHardware Asic Ontwerp IngenieurSenior Fpga Design EngineerFpga Design EngineerFpga Development EngineerSenior Hardware Design EngineerSenior Asic Fpga Design EngineerAsic Design Verification Engineer