Working of a Shunt LDO
Design Verification Engineer Interview Questions
3,719 design verification engineer interview questions shared by candidates
Why I felt as though I would be a good fit.
1. 1st round - cache coherence, tomasulo, pipeline stages, question on writing assertion for req, ack 2. 2nd round - write code to verify cache 3. coding on kinked list, easy leetcode problem 4. 4th round - verify cache
The cost of a stock on each day is given in an array. Find the maximum profit that you can make by buying and selling on those days. If the given array of prices is sorted in decreasing order, then profit cannot be earned at all.
Technical Interview -COA basic, RISC VS CISC , SOC , Microprocessor Chip, Structure of Linux Kernel. In depth discussion regarding the project you have put in your resume. Technical Interview - 2 Linked List insertion,deletion, sorting and middle of the linked list in c. Good C programming skills is required for this section. Tips Please be thorough with C prorgamming and Linked List.
Digital design basics, SV, UVM, SVA
How can you verify or verification approch to a particular scenario? Comple black box texting
Generate clock using always and forever in verilog
Describe how CAM (content addressable memory) works.
Write a function in C that receives a string with brackets i.e: "({})[]" and returns true if the brackets are in correct form (like the example above) or false if the brackets aren't well placed like for example : "((]["
Viewing 2301 - 2310 interview questions