Implement a memory allocation management
Design Verification Engineer Interview Questions
3,712 design verification engineer interview questions shared by candidates
Asked some questions on C++, constraints, and basic UVM
basics on UVM and SV
Linked lists, pointers, arrays, registers, and more.
Questions were on digital design, FSM, waveform analysis, verilog coding with inter and intra delays, SVA, test bench scenario writing, CPU vs GPU and pipelining.
The hour-long interview was mostly about the current projects.
write a function that will change variables a<->b without "*", "+", "\", "-"
Easy programming questions, in technical rounds think aloud
I was asked to solve/find the number of 1s in an given integer number in C++ Unexpected question since the position is for SystemVerilog only
Read after write sequence implementation
Viewing 3481 - 3490 interview questions