Object overriding and overloading. Callbacks, mailboxes and semaphores
Design Verification Engineer Interview Questions
3,712 design verification engineer interview questions shared by candidates
Exaplain about your project and entire data path of RISC V architecture
I do not know or care
what's something your working on to improve?
They asked me about my internship experience.
Discussed C++ Pointers. I was not expecting that topic. Also, Async Fifos, Dynamic Arrays in SV.
How do you connect UVM objects.
it was not that difficult.
Questions regarding STA mode and Transactor based Simulation Acceleration: How would you implement a transactor? Use SystemC or System Verilog and why? How will you communicate between the DUT and the transactor testbench? Explain the PCIe speedbridge interface and how would you debug it?
Few questions on LDO and Bandgap reference
Viewing 3501 - 3510 interview questions