(Unexpected) What the types of caches?
Senior Asic Verification Engineer Interview Questions
13 senior asic verification engineer interview questions shared by candidates
What is a parametrized class?
fork-join use in a sequence. UVM Test bench architecture. Virtual interface requirement. etc.
Related to SV + UVM + Puzzles + Perl and other scripting language
Difference Between Associative array and Dynamic Arrya
Design an arbiter. This was detailed and went on for the whole 45+ mins.
Questions asked were based on the profile and the experience
Full adder circuit, FIFO, Capacitance effect, C, Verilog
My previous experience, as well as a few mock examples related to verification and what my process would be
Write TB for one of the projects from past experience . Describe its features and implement DUT interface connections and build TB on whiteboard .
Viewing 1 - 10 interview questions
See Interview Questions for Similar Jobs
Vlsi Design EngineerSenior Dft EngineerSenior Asic Design EngineerSenior Vlsi Design EngineerDesign Verification EngineerDigital Asic Design EngineerSenior Asic Fpga Design EngineerAsic Verification EngineerCpu Design EngineerRtl Design EngineerIntegrated Circuit Design EngineerSenior Design Verification EngineerVerificatie Design EngineerFpga Design EngineerSenior Asic Fpga OntwerpingenieurDesign VerificationAnalog Design ManagerFpga Engineer