Q: Write me a factorial Q: Write me a script that fills in a set of parameters for automation specified by a user. Q: What is a fork? What is the difference between fork join_none and fork join_any? Q: Tell me more about the project you did in your Computer Architecture class?
Verification Engineer Interview Questions
3,716 verification engineer interview questions shared by candidates
What is digital design and how can it be verified?
they mainly concentrate on protocols knowledge and Verilog and constrains in SV
Interview consists of digital electronics,verilog,project based questions
Computer architecture and verification/validation basics.
Tell me about your Education
Write a verilog program for d flip-flop.
Question on C programming * what is the difference between call by value and call by reference? Questions related to electronics? * combinational circuits * Sequential circuits *Implement 16:1 MUX using 4:1 mux *Explain S-R fliflop . * Differentiate between == and ===
what you know abt class c ampifier
10's complement question
Viewing 2701 - 2710 interview questions