-Protocol Basics -Logic Gates -Design Projects [Verilog] -Verification Projects [SystemVerilog], UVM Fundamentals -C, C++ -OOP -Data Structures
Verification Engineer Interview Questions
3,713 verification engineer interview questions shared by candidates
Write a function that checks if a string has valid parentheses
write a C program for fibonacci series, some questions on FSM
I can't say exactly but one SystemVerilog question was to implement a finite state machine given a certain output. Review sequence detectors.
How do you increase processor speed.
Basic Pipeline questions focused mainly on Branch Prediction and BTB
All questions were related to my previous experience, testing methodology, and problem solving skills. They also asked some basic oo concepts
Difference between verilog and sv.? Basic interface questions.
What is one hot encoding?
Why Qualcomm?
Viewing 2961 - 2970 interview questions