set up time and hold time
Vlsi Interview Questions
305 vlsi interview questions shared by candidates
Basics of C language, Detailed explaination of projects
Basic vlsi questions , project questions
How do you replace cat with dog in perl?
What happens if you don't give a default statement? How is latch inferring bad for the design?
whats rtl level designing in verilog
All STA, Physical Design, timing power optimization questions. C++ , perl knowledge required
Using MUX to build up a AND gate
What is MAC/PHY?
there were many questions on basic verilog and vlsi which i dont knew.
Viewing 181 - 190 interview questions
See Interview Questions for Similar Jobs
VerilogVlsi Cad Tool Support EngineerSenior Analog Design EngineerVhdlDigital Asic Design EngineerHardware DeveloperLogic Design EngineerCharacterization EngineerJunior Hardware EngineerPrinted Circuit Board DesignerIc Digital Design EngineerSenior Rf Analog Design EngineerFpga Hardware Design EngineerAsic Verification EngineerDesigner De PcbVlsi Design EngineerFpga EngineerCpu Design Engineer